A Remote Memory System for High Performance Data Processing
نویسندگان
چکیده
منابع مشابه
A High Performance Parallel IP Lookup Technique Using Distributed Memory Organization and ISCB-Tree Data Structure
The IP Lookup Process is a key bottleneck in routing due to the increase in routing table size, increasing traıc and migration to IPv6 addresses. The IP address lookup involves computation of the Longest Prefix Matching (LPM), which existing solutions such as BSD Radix Tries, scale poorly when traıc in the router increases or when employed for IPv6 address lookups. In this paper, we describe a ...
متن کاملA High Performance Parallel IP Lookup Technique Using Distributed Memory Organization and ISCB-Tree Data Structure
The IP Lookup Process is a key bottleneck in routing due to the increase in routing table size, increasing traıc and migration to IPv6 addresses. The IP address lookup involves computation of the Longest Prefix Matching (LPM), which existing solutions such as BSD Radix Tries, scale poorly when traıc in the router increases or when employed for IPv6 address lookups. In this paper, we describe a ...
متن کاملsimulation and design of electronic processing circuit for restaurants e-procurement system
the poor orientation of the restaurants toward the information technology has yet many unsolved issues in regards to the customers. one of these problems which lead the appeal list of later, and have a negative impact on the prestige of the restaurant is the case when the later does not respond on time to the customers’ needs, and which causes their dissatisfaction. this issue is really sensiti...
15 صفحه اولA high-performance wear-leveling algorithm for flash memory system
In this paper, a low-complexity high-performance wearleveling algorithm which named sequential garbage collection (SGC) for flash memory system design is presented. The proposed SGC outperforms existing designs in terms of wear evenness and low design complexity. The lifetime of the flash memory can be greatly lengthened by the proposed SGC. The proposed SGC doesn’t require any tuning threshold...
متن کاملHigh Performance Memory System for High Ilp Microarchitectures
A new memory system is proposed that greatly widens the von Neumann bottleneck for uniprocessors with high bandwidth requirements, especially those processors exhibiting large degrees of Instruction Level Parallelism (ILP). The new system has high bandwidth and low latency, and is not costly. Further, minimal ordering of memory accesses is achieved, in that only accesses to the same main memory...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Future Computer and Communication
سال: 2015
ISSN: 2010-3751
DOI: 10.7763/ijfcc.2015.v4.354